Adminstrivia

• **Zoom**
  - Turn on videos if you are comfortable so I can recognize your faces 😊
  - Mute if you are not speaking to avoid interference
    • Click raise hand and unmute if you want to speak up
  - Feel free to use live chat to raise questions

• **Lab 0**
  - Due next Thursday (09/10) midnight EST, done individually
  - Overview session

• **Project groups**
  - If you don’t have a group, search for teammates on Piazza
Why Start With Hardware?

• **OS functionality depends upon the architectural features of H/W**
  - Key goals of an OS are to enforce protection and resource sharing
  - If done well, applications can be oblivious to HW details

• **Architectural support can greatly simplify or complicate OS tasks**
  - Early PC operating systems (DOS, MacOS) lacked virtual memory in part because the architecture did not support it
  - Early Sun 1 computers used two M68000 CPUs to implement virtual memory (M68000 did not have VM hardware support)
Architectural Features for OS

• **Features that directly support the OS include**
  - Bootstrapping (Lab 0)
  - Protection (kernel/user mode)
  - Protected instructions
  - Memory protection
  - System calls
  - Interrupts and exceptions
  - Timer
  - I/O control and operation
  - Synchronization
Types of Arch Support

I. Manipulating privileged machine state
   - Protected instructions
   - Manipulate device registers, TLB entries, etc.

II. Generating and handling “events”
    - Interrupts, exceptions, system calls, etc.
    - Respond to external events
    - CPU requires software intervention to handle fault or trap

III. Mechanisms to support synchronization
    - Interrupt disabling/enabling, atomic instructions
What Is Inside A Computer?

A Motherboard
(Intel DH87MC)

PCI slots
PCI-express
Super I/O controller
Intel H87 Platform Controller Hub
SATA connectors
Processor socket
CPU fan
DRAM
Audio
RJ45, DVI, HDMI, USB, …
Battery
Speaker

Source: Intel® Desktop Board DH87MC Technical Product Specification

9/3/20
CS 318 – Lecture 2 – Architecture Support for OS

Power Connector
Thought Experiment: A World of Anarchy

• Any program in the system can...
  - Directly access I/O devices
  - Write anywhere in memory
  - Read content from any memory address
  - Execute machine halt instruction

• Do you trust such system?
  - use Facebook app in this system
  - use Banking app in this system

• Challenge: protection
  - How to execute a program with restricted privilege?
Thought Experiment: A Solution

• **How can we implement execution with limited privilege?**
  - Execute each program instruction through a simulator (OS)
  - If the instruction is permitted, do the instruction
  - Otherwise, stop the process
  - Basic model in Javascript and other interpreted languages

• **How do we go faster?**
  - Observation: most instructions are perfectly safe!
  - Run the unprivileged code directly on the CPU
  - Do the check in h/w
H/W Support: Dual-Mode Operation in CPU

• **User mode**
  - Limited privileges
  - Only those granted by the operating system kernel

• **Kernel mode**
  - Execution with the full privileges of the hardware
  - Read/write to any memory, access any I/O device, read/write any disk sector, send/read any packet

• On the x86, the Current Privilege Level (CPL) in the CS register

• On the MIPS, the status register
A Simple Model of a CPU

- **Basic operation**
  - Fetch next instruction → Decode instruction → Execute

![Diagram of CPU operations]

- **Branch Address**
  - Select PC +4 → New PC
  - Opcode

- **CPU Instructions**
  - Fetch and Execute

- **Program Counter**

- New PC

- Branch Address

- Instruction: add/subtract, read/write memory, call function, branch...
A CPU with Dual-Mode Operation

- Check if an instruction can be executed
- Change mode upon certain instructions (e.g., trap)
Protected Instructions

• A subset of instructions restricted to use only by the OS
  - Known as protected (privileged) instructions

• Only the operating system can …
  - Directly access I/O devices (disks, printers, etc.)
    • Security, fairness (why?)
  - Manipulate memory management state
    • Page table pointers, page protection, TLB management, etc.
  - Manipulate protected control registers
    • Kernel mode, interrupt level
  - Halt instruction (why?)
INVLPG—Invalidate TLB Entries

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Op/En</th>
<th>64-Bit Mode</th>
<th>Comp/ Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 01/7</td>
<td>INVLPG m</td>
<td>M</td>
<td>Valid</td>
<td>Valid</td>
<td>Invalidate TLB entries for page containing m.</td>
</tr>
</tbody>
</table>

NOTES:
* See the IA-32 Architecture Compatibility section below.

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>M</td>
<td>ModRM/r/m (r)</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description
Invalidate any translation lookaside buffer (TLB) entries specified with the source operand. The source operand is a memory address. The processor determines the page that contains that address and flushes all TLB entries for that page.¹

The INVLPG instruction is a privileged instruction. When the processor is running in protected mode, the CPL must be 0 to execute this instruction.

The INVLPG instruction normally flushes TLB entries only for the specified page; however, in some cases, it may flush more entries, even the entire TLB. The instruction is guaranteed to invalidate only TLB entries associated with the current PCID. (If PCIDs are disabled — CR4.PCID = 0 — the current PCID is 000H.) The instruction also invalidates any global TLB entries for the specified page, regardless of PCID.

For more details on operations that flush the TLB, see "MOV—Move to/from Control Registers" and Section 4.10.4.1, "Operations that Invalidate TLBs and Paging-Structure Caches," of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

This instruction's operation is the same in all non-64-bit modes. It also operates the same in 64-bit mode, except if the memory address is in non-canonical form. In this case, INVLPG is the same as a NOP.

IA-32 Architecture Compatibility
The INVLPG instruction is implementation dependent, and its function may be implemented differently on different processors.
Beyond Dual-Mode Operations

• (Modern) CPU may provide more than 2 privilege levels
  - Called hierarchical protection domains or protection rings
  - x86 supports four levels:
    • bottom 2 bits (CPL) of the CS register indicate execution privilege
      • ring 0 (CPL=00) is kernel mode, ring 3 (CPL=11) is user mode
  - Multics provides 8 levels of privilege
  - Even seen in mobile devices
    • ARMv7 processors in modern smartphones have 8 different protection levels

• Why?
  - Protect the OS from itself (software engineering)
  - reserved for vendor, e.g., virtualization
Memory Protection

• Why?
  - OS must be able to protect programs from each other
  - OS must protect itself from user programs

• May or may not protect user programs from OS
  - Raises question of whether programs should trust the OS
  - Untrusted operating systems? (Intel SGX)

• Memory management hardware (MMU) provides the mechanisms
  - Base and limit registers
  - Page table pointers, page protection, segmentation, TLB
  - Manipulating the hardware uses protected (privileged) operations
Simple Memory Protection

- Memory access bounds check

![Diagram showing memory protection with processor accessing physical memory through base and bound addresses, raising an exception if bounds are exceeded.](image_url)
Simple Memory Protection

- **Memory access bounds check**

- **Problem**
  - Inflexible:
    - fixed allocation, difficult to expand heap and stack
  - Memory sharing
  - Memory fragmentation
  - Physical memory
    - require changes to mem instructions each time the program is loaded
Idea: Virtual Address

• Programs refer to memory by virtual addresses
  - start from 0
  - illusion of “owning” the entire memory address space

• The virtual address is translated to physical address
  - upon each memory access
  - done in hardware using a table
  - table setup by the OS
Idea: Virtual Address

- Programs refer to memory by virtual addresses
  - start from 0
  - illusion of “owning” the entire memory address space

- The virtual address is translated to physical address
  - upon each memory access
  - done in hardware using a table
  - table setup by the OS
Types of Arch Support

I. Manipulating privileged machine state
   - Protected instructions
   - Manipulate device registers, TLB entries, etc.

II. Generating and handling “events”
   - Interrupts, exceptions, system calls, etc.
   - Respond to external events
   - CPU requires software intervention to handle fault or trap

III. Mechanisms to support synchronization
   - Interrupt disabling/enabling, atomic instructions
OS Control Flow

• After OS booting, all entry to kernel is a result of some event
  - event immediately stops current execution
  - changes mode to kernel mode
  - invoke a piece of code to handle event (event handler)

• When the processor receives an event of a given type, it
  - transfers control to handler within the OS
  - handler saves program state (PC, regs, etc.)
  - handler executes core functionality
    • e.g., writing data to disk
  - handler restores program state, returns to program
Events

• An event is an “unnatural” change in control flow
  - Events immediately stop current execution
  - Changes mode, context (machine state), or both

• The kernel defines a handler for each event type
  - The specific types of events are defined by the architecture
    • e.g., timer event, I/O interrupt, system call trap
  - In effect, the operating system is one big event handler
Event: Interrupt vs. Exceptions

- Two kinds of events, **interrupts** and **exceptions**

- **Interrupts** are caused by an external event (**asynchronous**)
  - Device finishes I/O, timer expires, etc.

- **Exceptions** are caused by executing instructions (**synchronous**)
  - x86 **int** instruction, page fault, divide by zero, etc.
Interrupts

• Interrupts signal asynchronous events
  - Indicates some device needs services
  - I/O hardware interrupts
  - Software and hardware timers

• Why?
  - A computer is more than CPU
    • keyboard, disk, printer, camera, etc.
  - These devices occasionally need attention
    • but cannot predict when
One Solution: Polling

• CPU periodically checks if each device needs service
  - takes CPU time when there are no events pending
  - reduce checking frequency → longer response time
  + can be efficient if events arrive rapidly

“Polling is like picking up your phone every few seconds to see if you have a call…”
Idea: Give Each Device a Wire (Interrupt Line)

- I/O devices wired with *Interrupt Request Lines* (IRQs)

**Problem?**
- CPU might get interrupted non-stop
- Some device may overwhelm CPU
- Critical interrupts delayed
- Interrupts handling inflexible (“hard-coded”)

- I/O devices wired with *Interrupt Request Lines* (IRQs)

  “Interrupts are like waiting for the phone to ring.”
 Improvement: Interrupt Controller

- I/O devices have (unique or shared) *Interrupt Request Lines* (IRQs)
- IRQs are mapped by special hardware to *interrupt vectors*, and passed to the CPU
- This hardware is called a *Programmable Interrupt Controller* (PIC)
The “Interrupt Controller”

- **PIC: Programmable Interrupt Controller (8259A)**
  - Responsible for telling the CPU *when and which* device wishes to ‘interrupt’
  - Has 16 wires to devices (IRQ0 – IRQ15)

- **PIC translates IRQs to CPU interrupt *vector number***
  - Vector number is signaled over INTR line
  - In Pintos:
    - IRQ0...15 are delivered to interrupt vectors 32...47 (src/threads/interrupt.c)

- **Interrupts can have varying priorities**
  - PIC also needs to prioritize multiple requests

- **Possible to “mask” (disable) interrupts at PIC or CPU**
• A data structure to associate interrupt requests with handlers
  - each entry is called an interrupt vector (specifies the address of the handler)
  - architecture-specific implementation

```
handleTimerInterrupt() {
...
}
...
handleDivideByZero() {
...
}
...
handleSystemCall() {
...
}
```
Software Interface: Interrupt Vector Table

• A data structure to associate interrupt requests with handlers
  - each entry is called an interrupt vector (specifies the address of the handler)
  - architecture-specific implementation

• In x86 called Interrupt Descriptor Table (IDT)
  - supports 256 interrupts, so the IDT contains 256 entries
  - each entry specifies the address of the handler plus some flags
  - programmed by the OS
    • In Pintos: make_intr_gate (src/threads/interrupt.c)
An Interrupt Illustrated

User Process → User Mode (Mode bit = 1) → Kernel Mode (Mode bit = 0) → Trap (Mode bit = 0) → Kernel Mode (Mode bit = 0) → Save caller state → Interrupt handler → Restore caller state → Resume Process

Device → raise interrupt

Clear interrupt

© 2004-2007 Ed Lazowska, Hank Levy, Andrea and Remzi Arpaci-Dusseau, Michael Swift
Interrupt Usage Scenario : Timer

• **Timer is critical for an operating system**

• **It is the fallback mechanism for OS to reclaim control over the machine**
  - Timer is set to generate an interrupt after a period of time
  - Setting timer is a privileged instruction
  - When timer expires, generates an interrupt
  - Handled by kernel, which controls resumption context
    • Basis for OS scheduler (more later…)

• **Prevents infinite loops**
  - OS can always regain control from erroneous or malicious programs that try to hog CPU

• **Also used for time-based functions (e.g., sleep())**
Timer in Pintos

- Needed in Pintos Lab1’s **Alarm Clock** exercise

```c
/* Sets up the timer to interrupt TIMER_FREQ times per second, 
   and registers the corresponding interrupt. */
void
timer_init (void)
{
    pit_configure_channel (0, 2, TIMER_FREQ);
    intr_register_ext (0x20, timer_interrupt, "8254 Timer");
}

/* Timer interrupt handler. */
static void timer_interrupt (struct intr_frame *args UNUSED)
{
    ticks++;
    thread_tick ();

    /* Called by the timer interrupt 
       handler at each timer tick. */
    void thread_tick (void)
    {
        struct thread *t = thread_current ();
        /* Update statistics. */
        if (t == idle_thread)
            idle_ticks++;
        else
            kernel_ticks++;
        /* Enforce preemption. */
        if (++thread_ticks >= TIME_SLICE)
            intr_yield_on_return ();
    }
```
Interrupt Usage Scenario 2: I/O Control

**I/O issues**
- Initiating an I/O
- Completing an I/O

**Interrupts are the basis for asynchronous I/O**
- OS initiates I/O
- Device operates independently of rest of machine
- Device sends an interrupt signal to CPU when done
- OS maintains an interrupt vector table (IVT)
- CPU looks up IVT by interrupt number, context switches to routine
Event: Interrupt vs. Exceptions

• Two kinds of events, interrupts and exceptions

• Interrupts are caused by an external event (asynchronous)
  - Device finishes I/O, timer expires, etc.

• Exceptions are caused by executing instructions (synchronous)
  - x86 int instruction, page fault, divide by zero, etc.
  - a deliberate exception is a “trap”, unexpected exception is a “fault”
  - CPU requires software intervention to handle a fault or trap
Deliberate Exception: Trap

• A trap is an intentional software-generated exception
  - the main mechanism for programs to interact with the OS
  - On x86, programs use the int instruction to cause a trap
  - On ARM, svc instruction

• Handler for trap is defined in interrupt vector table
  - Kernel chooses one vector for representing system call trap
  - e.g., int $0x80 is used to in Linux to make system calls
  - Pintos uses int $0x30 for system call trap
System Call Trap

• For a user program to “call” OS service
  - Known as crossing the protection boundary, or protected control transfer

• The system call instruction
  - Causes an exception, which vectors to a kernel handler
  - Passes a parameter determining the system routine to call

  ```
  movl $20, %eax # Get PID of current process
  int $0x80  # Invoke system call!
  # Now %eax holds the PID of the current process
  ```

  - Saves caller state (PC, regs, mode) so it can be restored
  - Returning from system call restores this state

• Requires architectural support to:
  - Restore saved state, reset mode, resume execution
System Call

User mode

Firefox: read()

Trap to kernel mode, save state

Kernel mode

Trap handler

Find read handler in vector table

read() kernel routine

Restore state, return to user level, resume execution
**Introduction**

System call is the services provided by Linux kernel. In C programming, it often uses functions defined in lib which provides a wrapper for many system calls. Manual page section 2 provides more information about system calls. To get an overview, use "man 2 time" in a command shell.

It is also possible to invoke syscall() function directly. Each system call has a function number defined in "syscalls.h" or "<asm-misc.h">. Internally, system call is invoked by software interrupt (n60) to transfer control to the kernel. System call table is defined in Linux kernel source file: "arch/x86/include/entry.S".

**System Call Example**

```c
#include <syscall.h>
#include <unistd.h>
#include <stdio.h>
#include <sys/types.h>

int main(void) {
    long ID1, ID2;
    //-------------------------------
    /* direct system call */
    / SYS_getpid (func no. is 20) */
    ID1 = syscall(SYS_getpid);
    printf ("syscall(SYS_getpid)=%ld\n", ID1);
    
    //-------------------------------
    /*!/ "lib" wrapped system call */
    / SYS_getpid (Func No. is 20) */
    ID2 = getpid();
    printf ("getpid()=%ld\n", ID2);
    return(0);
}
```

**System Call Quick Reference**

<table>
<thead>
<tr>
<th>No Func Name</th>
<th>Description</th>
<th>Source</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>exit</code></td>
<td>terminate the current process</td>
<td><code>kernel/exit.c</code></td>
</tr>
<tr>
<td><code>fork</code></td>
<td>create a child process</td>
<td><code>arch/x86/kernel/process.c</code></td>
</tr>
<tr>
<td><code>read</code></td>
<td>read from a file descriptor</td>
<td><code>fread_write.c</code></td>
</tr>
<tr>
<td><code>write</code></td>
<td>write to a file descriptor</td>
<td><code>fwrite.c</code></td>
</tr>
<tr>
<td><code>open</code></td>
<td>open a file or device</td>
<td><code>fcntl.c</code></td>
</tr>
<tr>
<td><code>close</code></td>
<td>close a file descriptor</td>
<td><code>fclose.c</code></td>
</tr>
<tr>
<td><code>waitpid</code></td>
<td>wait for process termination</td>
<td><code>kernel/exit.c</code></td>
</tr>
</tbody>
</table>
System Call Questions

- What would happen if the kernel did not save state?
- What if the *kernel* executes a system call?
- What if a user program returns from a system call?
- **How to reference kernel objects as arguments or results to/from syscalls?**
  - A naming issue
  - Use integer object handles or descriptors
    - E.g., Unix file descriptors, Windows HANDLEs
    - Only meaningful as parameters to other system calls
  - Also called capabilities (more later when we cover protection)
  - Why not use kernel addresses to name kernel objects?
Unexpected Exception: Faults

• Hardware detects and reports “exceptional” conditions
  - Page fault, unaligned access, divide by zero

• Upon exception, hardware “faults” (verb)
  - Must save state (PC, regs, mode, etc.) so that the faulting process can be restarted

• Modern OSes use VM faults for many functions
  - Debugging, end-of-stack, garbage collection, copy-on-write

• Fault exceptions are a performance optimization
  - Could detect faults by inserting extra instructions into code (at a significant performance penalty)
Handling Faults

• Some faults are handled by “fixing”...
  - “Fix” the exceptional condition and return to the faulting context
  - Page faults cause the OS to place the missing page into memory
  - Fault handler resets PC of faulting context to re-execute instruction that caused the page fault

• Some faults are handled by notifying the process
  - Fault handler changes the saved context to transfer control to a user-mode handler on return from fault
  - Handler must be registered with OS
  - Unix signals or Win user-mode Async Procedure Calls (APCs)
    • SIGALRM, SIGHUP, SIGTERM, SIGSEGV, etc.
Handling Faults (2)

- **Kernel may handle unrecoverable faults by killing the process**
  - Program fault with no registered handler
  - Halt process, write process state to file, destroy process
  - In Unix, the default action for many signals (e.g., SIGSEGV)

- **What about faults in the kernel?**
  - Dereference NULL, divide by zero, undefined instruction
  - These faults considered fatal, operating system crashes
  - *Unix panic*, *Windows “Blue screen of death”*
    - Kernel is halted, state dumped to a core file, machine locked up
Types of Arch Support

I. Manipulating privileged machine state
   - Protected instructions
   - Manipulate device registers, TLB entries, etc.

II. Generating and handling “events”
    - Interrupts, exceptions, system calls, etc.
    - Respond to external events
    - CPU requires software intervention to handle fault or trap

III. Mechanisms to support synchronization
     - Interrupt disabling/enabling, atomic instructions
Synchronization

• **Interrupts cause difficult problems**
  - An interrupt can occur at any time
  - A handler can execute that interferes with code that was interrupted

• **OS must be able to synchronize concurrent execution**

• **Need to guarantee that short instruction sequences execute atomically**
  - Disable interrupts – turn off interrupts before sequence, execute sequence, turn interrupts back on
  - Special atomic instructions – read/modify/write a memory address, test and conditionally set a bit based upon previous value
    • `xchg` instruction on x86
Summary

- **Protection**
  - User/kernel modes
  - Protected instructions

- **Interrupts**
  - Timer, I/O

- **System calls**
  - Used by user-level processes to access OS functions
  - Access what is “in” the OS

- **Exceptions**
  - Unexpected event during execution (e.g., divide by zero)

<table>
<thead>
<tr>
<th></th>
<th>Unexpected</th>
<th>Deliberate</th>
</tr>
</thead>
<tbody>
<tr>
<td>Exceptions (sync)</td>
<td>fault</td>
<td>syscall trap</td>
</tr>
<tr>
<td>Interrupts (async)</td>
<td>interrupt</td>
<td>software interrupt</td>
</tr>
</tbody>
</table>
Next Time…

- Read Chapters 4-6 (Processes)
- Lab 0