Architecture for Segmentation with Paging

CPU

s

so

Physical

Memory

segment table (for process)

Logical

Address

s = segment number

so = logical offset in segment

p = page

po = offset in page

f = frame

<

+

yes

memory trap

no

segment

limit

page table

base

so

p

po

f

po

page table (for segment)

f

Previous slide

Back to first slide

View graphic version